Cirrus-logic CDB53L30 Uživatelský manuál stáhnout pdf (Strana 18)

18 DS963DB1

CDB53L30

5 Performance Plots

Figure 5-5. Output FFT, Preamp Setting: +20 dB,

PGA Setting: 0 dB, 1 kHz, –1 dBFS

Figure 5-6. Output FFT, Preamp Setting: +20 dB,

PGA Setting: +12 dB, 1 kHz, –1 dBFS

Figure 5-7. Output FFT, 1 kHz, –60 dBFS Figure 5-8. Output FFT, No Input

Figure 5-9. Frequency Response, Notch Filter Disabled,

Preamp Bypassed (0 dB), –1 dBFS

Figure 5-10. Frequency Response, Notch Filter Enabled,

Preamp Bypassed (0 dB), –1 dBFS

















)

 N    N N N N

















)

 N    N N N N

















)

 N    N N N N

















)

 N    N N N N





















)

 N    N N N N

777777777777777777777777777

Note: The low-frequency roll-off

is due to the corner frequency set

by the DC blocking cap (0.1 F)

and the input impedance (50 k



when the preamp setting is 0 dB).





















)

 N    N N N N

777777777777777777777777777

Note: The low-frequency roll-off

is due to the corner frequency set

by the DC blocking cap (0.1 F)

and the input impedance (50 k



when the preamp setting is 0 dB).

1 2 ... 13 14 15 16 17 18 19 20 21 22 23 ... 36 37

Komentáře k této Příručce

Žádné komentáře

Cirrus-logic CDB53L30 Uživatelský manuál Strana 18

Komentáře k této Příručce

Související produkty a manuály pro Hardware Cirrus-logic CDB53L30